MB9B120J Series

## 32-Bit ARM ${ }^{\circledR}$ Cortex $^{\circledR}-\mathrm{M} 3$ FM3 Microcontroller

The MB9B120J Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.
These series are based on the $A R M{ }^{\circledR}$ Cortex $^{\circledR}-\mathrm{M} 3$ Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs and Communication Interfaces (UART, CSIO, I ${ }^{2} \mathrm{C}, \mathrm{LIN}$ ).
The products which are described in this data sheet are placed into TYPE10 product categories in FM3 Family Peripheral Manual.

## Features

## 32-bit ARM ${ }^{\circledR}$ Cortex $^{\circledR}$-M3 Core

■Processor version: r2p1
■Up to 72 MHz Frequency Operation
■ Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels

■24-bit System timer (Sys Tick): System timer for OS task management

## On-chip Memories

## [Flash memory]

■64 Kbytes
■Read cycle: 0 wait-cycle
-Security function for code protection

## [SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to l-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.
■SRAMO: 4 Kbytes
■SRAM1: 4 Kbytes
Multi-function Serial Interface (Max four channels)
■ 2 channels with 16 steps $\times 9$-bit FIFO (ch.0/ch.1), 2 channels without FIFO (ch.2/ch.5)
■Operation mode is selectable from the followings for each channel.

- UART
-CSIO
$\square$ LIN
$\square I^{2} C$
[UART]
■Full-duplex double buffer
■Selection with or without parity supported
■Built-in dedicated baud rate generator
■External clock available as a serial clock

■Various error detection functions available (parity errors, framing errors, and overrun errors)
[CSIO]
■Full-duplex double buffer
■Built-in dedicated baud rate generator
-Overrun error detection function available
[LIN]
■LIN protocol Rev.2.1 supported
■Full-duplex double buffer
■Master/Slave mode supported
■LIN break field generate (can be changed 13-bit to 16-bit length)

■LIN break delimiter generate (can be changed 1-bit to 4-bit length)

- Various error detect functions available (parity errors, framing errors, and overrun errors)
[ ${ }^{2} \mathrm{C}$ ]
Standard-mode (Max 100 kbps ) / Fast-mode (Max 400kbps) supported


## DMA Controller (Four channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

■4 independently configured and operated channels
-Transfer can be started by software or request from the built-in peripherals
-Transfer address area: 32-bit (4 Gbytes)
■Transfer mode: Block transfer/Burst transfer/Demand transfer

■Transfer data type: byte/half-word/word
■Transfer block count: 1 to 16
■ Number of transfers: 1 to 65536

## A/D Converter (Max 8channels)

[12-bit A/D Converter]
■Successive Approximation type
■Conversion time: $1.0 \mu \mathrm{~s}$ @ 5 V
■Priority conversion available (priority at 2 levels) Not included the function to activate A/D by external trigger input
■Scanning conversion mode
■Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4steps)

## Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

■16-bit PWM timer
-16-bit PPG timer
■16-/32-bit reload timer
■16-/32-bit PWC timer

## General-Purpose I/O Port

This series can use its pins as general-purpose l/O ports when they are not used for peripherals. Moreover, the port relocate function is built-in. It can set which I/O port the peripheral function can be allocated to.

■Capable of pull-up control per pin
■Capable of reading pin level directly
■Built-in the port relocate function
■Up to 23 fast general-purpose I/O Ports@32pin Package
■Some ports are 5V tolerant
See List of Pin Functions and I/O Circuit Type to confirm the corresponding pins.
Dual Timer (32-/16-bit Down Counter)
The Dual Timer consists of two programmable 32-/16-bit down counters.
Operation mode is selectable from the followings for each channel.

■ Free-running
■Periodic (=Reload)
■One-shot

## Quadrature Position/Revolution Counter (QPRC) (One channel)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use as the up/down counter.
-The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.

■16-bit position counter
■16-bit revolution counter
■Two 16-bit compare registers

## Multi-function Timer

The Multi-function timer is composed of the following blocks.
■16-bit free-run timer $\times 3 \mathrm{ch}$.

- Input capture $\times 4 \mathrm{ch}$.
-Output compare $\times 6 \mathrm{ch}$.
■A/D activation compare $\times 1 \mathrm{ch}$.
-Waveform generator $\times 3 \mathrm{ch}$.
■16-bit PPG timer $\times$ 3ch.
The following function can be used to achieve the motor control.

■PWM signal output function
■DC chopper waveform output function
-Dead time function

- Input capture function

■A/D convertor activate function
■DTIF (Motor emergency stop) interrupt function

## Real-time clock (RTC)

The Real-time clock can count
Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.
-The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
-Timer interrupt function after set time or each set time.
-Capable of rewriting the time with continuing the time count.
-Leap year automatic count is available.

## External Interrupt Controller Unit

■Up to 7 external interrupt input pins@32 pin Package
■ Include one non-maskable interrupt (NMI) input pin

## Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.

The "Hardware" watchdog timer is clocked by the built-in Low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, Stop modes.

## Clock and Reset

## [Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillator, and Main PLL).

| ■Main Clock: | 4 MHz to 48 MHz |
| :--- | :--- |
| ■Sub Clock: | 32.768 kHz |
| ■Built-in High-speed CR Clock: | 4 MHz |

■Built-in High-speed CR Clock: 4 MHz
■Built-in Low-speed CR Clock: 100 kHz
■Main PLL Clock
[Resets]
■Reset requests from INITX pin
■Power on reset
■Software reset
-Watchdog timers reset
■ Low-Voltage detection reset
■Clock Super Visor reset

## Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

■ If external clock failure (clock stop) is detected, reset is asserted.

■ If external frequency anomaly is detected, interrupt or reset is asserted.

## Low-Voltage Consumption Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.
■LVD1: error reporting via interrupt
■LVD2: auto-reset operation

## Low-Power Consumption Mode

Four low-power consumption modes supported.

- Sleep
- Timer
-RTC
■Stop
Debug
Serial Wire Debug Port (SW-DP)


## Unique ID

Unique value of the device (41-bit) is set.

## Power Supply

Wide range voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V

## Contents

1. Product Lineup ..... 6
2. Packages ..... 7
3. Pin Assignment ..... 8
4. List of Pin Functions ..... 10
5. I/O Circuit Type ..... 18
6. Handling Precautions ..... 22
6.1 Precautions for Product Design ..... 22
6.2 Precautions for Package Mounting ..... 23
6.3 Precautions for Use Environment ..... 24
7. Handling Devices ..... 25
8. Block Diagram ..... 27
9. Memory Size ..... 28
10. Memory Map ..... 28
11. Pin Status in Each CPU State ..... 31
12. Electrical Characteristics ..... 36
12.1 Absolute Maximum Ratings ..... 36
12.2 Recommended Operating Conditions ..... 38
12.3 DC Characteristics ..... 39
12.3.1 Current Rating ..... 39
12.3.2 Pin Characteristics ..... 41
12.4 AC Characteristics ..... 42
12.4.1 Main Clock Input Characteristics ..... 42
12.4.2 Sub Clock Input Characteristics ..... 43
12.4.3 Built-in CR Oscillation Characteristics ..... 44
12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL) ..... 45
12.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR for input clock of Main PLL) ..... 45
12.4.6 Reset Input Characteristics ..... 46
12.4.7 Power-on Reset Timing. ..... 46
12.4.8 Base Timer Input Timing ..... 47
12.4.9 CSIO/UART Timing ..... 48
12.4.10 External Input Timing. ..... 56
12.4.11 Quadrature Position/Revolution Counter Timing ..... 57
12.4.12 $\mathrm{I}^{2} \mathrm{C}$ Timing ..... 59
12.4.13 SWD Timing ..... 60
12.5 12-bit A/D Converter ..... 61
12.6 Low-Voltage Detection Characteristics ..... 64
12.6.1 Low-Voltage Detection Reset ..... 64
12.6.2 Interrupt of Low-Voltage Detection ..... 65
12.7 Flash Memory Write/Erase Characteristics ..... 66
12.7.1 Write / Erase time ..... 66
12.7.2 Write cycles and data hold time ..... 66
12.8 Return Time from Low-Power Consumption Mode. ..... 67
12.8.1 Return Factor: Interrupt. ..... 67
12.8.2 Return Factor: Reset ..... 69
13. Ordering Information ..... 71
14. Package Dimensions ..... 72
15. Major Changes ..... 74
Document History ..... 76

## 1. Product Lineup

## Memory Size

| Product name |  |  |
| :--- | :--- | :--- |
| On-chip Flash memory | 64 Kbytes |  |
|  | SRAM0 | 4 Kbytes |
|  | SRAM1 | 4 Kbytes |
|  | Total | 8 Kbytes |

## Function



Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use. See 12.Electrical Characteristics 12.4.AC Characteristics 12.4.3.Built-in CR Oscillation Characteristics for accuracy of built-in CR.

## 2. Packages

| Package | Product name |  |
| :--- | :--- | :--- |
| LQFP: | FPT-32P-M30 $(0.8 \mathrm{~mm}$ pitch $)$ | 0 |
| QFN: | LCC-32P-M73 $(0.5 \mathrm{~mm}$ pitch $)$ | 0 |

O: Supported

Note: See Package Dimensions for detailed information on each package.

## 3. Pin Assignment

## FPT-32P-M30



## Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

LCC-32P-M73
(TOP VIEW)


## Note:

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

MB9B120J Series

## 4. List of Pin Functions

## List of Pin Numbers

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin No | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: |
| 1 | P3A | F | K |
|  | $\begin{aligned} & \text { RTOOO_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ |  |  |
|  | FRCKO_0 |  |  |
|  | INT07_0 |  |  |
|  | TIOAO_1 |  |  |
|  | $\begin{aligned} & \hline \text { SCK2_0 } \\ & \text { (SCL2_0) } \end{aligned}$ |  |  |
|  | SUBOUT_2 |  |  |
|  | RTCCO_2 |  |  |
| 2 | P3B | F | J |
|  | $\begin{aligned} & \text { RTO01_0 } \\ & \text { (PPG00_0) } \end{aligned}$ |  |  |
|  | IC00_0 |  |  |
|  | TIOA1_1 |  |  |
|  | $\begin{aligned} & \hline \text { SOT2_0 } \\ & \text { (SDA2_0) } \end{aligned}$ |  |  |
| 3 | P3C | F | K |
|  | $\begin{aligned} & \hline \text { RTO02_0 } \\ & \text { (PPGO2_0) } \end{aligned}$ |  |  |
|  | IC01_0 |  |  |
|  | INT18_2 |  |  |
|  | TIOA2_1 |  |  |
|  | SIN2_0 |  |  |
| 4 | P3D | F | J |
|  | $\begin{aligned} & \text { RTO03_0 } \\ & \text { (PPG02_0) } \\ & \hline \end{aligned}$ |  |  |
|  | IC02_0 |  |  |
|  | TIOA3_1 |  |  |
|  | $\begin{aligned} & \text { SCK5_1 } \\ & \text { (SCL5_1) } \end{aligned}$ |  |  |
|  | AIN1_0 |  |  |
| 5 | P3E | F | K |
|  | $\begin{aligned} & \hline \text { RTO04_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  | INT19_2 |  |  |
|  | TIOA4_1 |  |  |
|  | $\begin{aligned} & \text { SOT5_1 } \\ & \text { (SDA5_1) } \end{aligned}$ |  |  |
|  | BIN1_0 |  |  |


| Pin No | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: |
| 6 | P3F | F | J |
|  | $\begin{aligned} & \text { RTO05_0 } \\ & \text { (PPG04_0) } \end{aligned}$ |  |  |
|  | TIOA5_1 |  |  |
|  | SIN5_1 |  |  |
|  | ZIN1_0 |  |  |
| 7 | VCC | - | - |
| 8 | C | - | - |
| 9 | VSS | - | - |
| 10 | PE2 | A | A |
|  | X0 |  |  |
| 11 | PE3 | A | B |
|  | X1 |  |  |
| 12 | INITX | B | C |
| 13 | P46 | D | F |
|  | XOA |  |  |
|  | DTTIOX_0 |  |  |
|  | INT07_1 |  |  |
| 14 | P47 | D | G |
|  | X1A |  |  |
|  | INT14_2 |  |  |
| 15 | MD0 | H | D |
| 16 | PE0 | C | E |
|  | MD1 |  |  |
| 17 | P11 | $\mathrm{G}^{*}$ | M |
|  | AN01 |  |  |
|  | SIN1_1 |  |  |
|  | INT02_1 |  |  |
|  | FRCKO_2 |  |  |
|  | AIN1_2 |  |  |
| 18 | P12 | $\mathrm{G}^{*}$ | L |
|  | AN02 |  |  |
|  | $\begin{aligned} & \text { SOT1_1 } \\ & \text { (SDA1_1) } \end{aligned}$ |  |  |
|  | TIOA6_2 |  |  |
|  | ICOO_2 |  |  |
|  | BIN1_2 |  |  |

MB9B120J Series

| Pin No | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: |
| 19 | P13 | $\mathrm{G}^{*}$ | L |
|  | AN03 |  |  |
|  | $\begin{aligned} & \hline \text { SCK1_1 } \\ & \text { (SCL1_1) } \\ & \hline \end{aligned}$ |  |  |
|  | SUBOUT_1 |  |  |
|  | TIOB6_2 |  |  |
|  | IC01_2 |  |  |
|  | RTCCO_1 |  |  |
|  | ZIN1_2 |  |  |
| 20 | P14 | $G^{*}$ | M |
|  | AN04 |  |  |
|  | SINO_1 |  |  |
|  | INT03_1 |  |  |
|  | $\begin{aligned} & \text { SCKO_1 } \\ & \text { (SCLO_1) } \\ & \hline \end{aligned}$ |  |  |
|  | IC02_2 |  |  |
| 21 | P15 | $\mathrm{G}^{*}$ | M |
|  | AN05 |  |  |
|  | SOTO_1 <br> (SDAO_1) |  |  |
|  | INT14_0 |  |  |
|  | IC03_2 |  |  |
| 22 | P23 | $\mathrm{G}^{*}$ | L |
|  | AN12 |  |  |
|  | $\begin{aligned} & \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ |  |  |
|  | TIOA7_1 |  |  |
|  | DTTIOX_1 |  |  |
|  | AIN1_1 |  |  |
| 23 | P22 | G* | L |
|  | AN13 |  |  |
|  | SOTO_0 <br> (SDAO_0) |  |  |
|  | TIOB7_1 |  |  |
|  | ZIN1_1 |  |  |
| 24 | P21 | G* | M |
|  | AN14 |  |  |
|  | SINO_0 |  |  |
|  | INT06_1 |  |  |
|  | BIN1_1 |  |  |
| 25 | VCC | - | - |
| 26 | VSS | - | - |

MB9B120J Series

| Pin No | Pin name | I/O circuit type | Pin state type |
| :---: | :---: | :---: | :---: |
| 27 | AVRL | - | - |
| 28 | AVRH | - | - |
| 29 | P01 | E | I |
|  | SWCLK |  |  |
| 30 | P03 | E | 1 |
|  | SWDIO |  |  |
| 31 | P04 | E | I |
|  | SWO |  |  |
| 32 | POF | E | H |
|  | NMIX |  |  |
|  | SUBOUT_0 |  |  |
|  | CROUT_1 |  |  |
|  | RTCCO_0 |  |  |

*: 5 V tolerant I/O

## List of Pin Functions

The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

| Pin function | Pin name | Function description | Pin No |
| :---: | :---: | :---: | :---: |
| ADC | AN01 | A/D converter analog input pin. ANxx describes ADC ch.xx. | 17 |
|  | AN02 |  | 18 |
|  | AN03 |  | 19 |
|  | AN04 |  | 20 |
|  | AN05 |  | 21 |
|  | AN12 |  | 22 |
|  | AN13 |  | 23 |
|  | AN14 |  | 24 |
| Base Timer 0 | TIOAO_1 | Base timer ch. 0 TIOA pin | 1 |
| Base Timer 1 | TIOA1_1 | Base timer ch. 1 TIOA pin | 2 |
| Base Timer 2 | TIOA2_1 | Base timer ch. 2 TIOA pin | 3 |
| Base Timer 3 | TIOA3_1 | Base timer ch. 3 TIOA pin | 4 |
| Base Timer 4 | TIOA4_1 | Base timer ch. 4 TIOA pin | 5 |
| Base Timer 5 | TIOA5_1 | Base timer ch. 5 TIOA pin | 6 |
| Base Timer 6 | TIOA6_2 | Base timer ch. 6 TIOA pin | 18 |
|  | TIOB6_2 | Base timer ch. 6 TIOB pin | 19 |
| Base Timer 7 | TIOA7_1 | Base timer ch. 7 TIOA pin | 22 |
|  | TIOB7_1 | Base timer ch. 7 TIOB pin | 23 |
| Debugger | SWCLK | Serial wire debug interface clock input pin | 29 |
|  | SWDIO | Serial wire debug interface data input / output pin | 30 |
|  | SWO | Serial wire viewer output pin | 31 |
| External Interrupt | INT02_1 | External interrupt request 02 input pin | 17 |
|  | INT03_1 | External interrupt request 03 input pin | 20 |
|  | INT06_1 | External interrupt request 06 input pin | 24 |
|  | INT07_0 | External interrupt request 07 input pin | 1 |
|  | INT07_1 |  | 13 |
|  | INT14_0 | External interrupt request 14 input pin | 21 |
|  | INT14-2 |  | 14 |
|  | INT18_2 | External interrupt request 18 input pin | 3 |
|  | INT19_2 | External interrupt request 19 input pin | 5 |
|  | NMIX | Non-Maskable Interrupt input pin | 32 |


| Pin function | Pin name | Function description | Pin No |
| :---: | :---: | :---: | :---: |
| GPIO | P01 | General-purpose I/O port 0 | 29 |
|  | P03 |  | 30 |
|  | P04 |  | 31 |
|  | POF |  | 32 |
|  | P11 | General-purpose I/O port 1 | 17 |
|  | P12 |  | 18 |
|  | P13 |  | 19 |
|  | P14 |  | 20 |
|  | P15 |  | 21 |
|  | P21 | General-purpose I/O port 2 | 24 |
|  | P22 |  | 23 |
|  | P23 |  | 22 |
|  | P3A | General-purpose I/O port 3 | 1 |
|  | P3B |  | 2 |
|  | P3C |  | 3 |
|  | P3D |  | 4 |
|  | P3E |  | 5 |
|  | P3F |  | 6 |
|  | P46 | General-purpose I/O port 4 | 13 |
|  | P47 |  | 14 |
|  | PE0 | General-purpose I/O port E | 16 |
|  | PE2 |  | 10 |
|  | PE3 |  | 11 |
| Multi-function Serial 0 | SINO_0 | Multi-function serial interface ch. 0 input pin | 24 |
|  | SINO_1 |  | 20 |
|  | $\begin{aligned} & \hline \text { SOTO_0 } \\ & \text { (SDAO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 output pin. <br> This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDAO when it is used in an I ${ }^{2} \mathrm{C}$ (operation mode 4). | 23 |
|  | SOTO_1 <br> (SDA0 1) |  | 21 |
|  | $\begin{aligned} & \text { SCKO_0 } \\ & \text { (SCLO_0) } \end{aligned}$ | Multi-function serial interface ch. 0 clock I/O pin. <br> This pin operates as SCK0 when it is used in a CSIO (operation mode 2 ) and as SCLO when it is used in an $I^{2} C$ (operation mode 4). | 22 |
|  | $\begin{aligned} & \text { SCKO_1 } \\ & \text { (SCLO_1) } \end{aligned}$ | Multi-function serial interface ch. 0 clock I/O pin. <br> This pin operates as SCK0 when it is used in a CSIO (operation mode 2 ) and as SCLO when it is used in an $I^{2} C$ (operation mode 4). | 20 |
| Multi-function Serial 1 | SIN1_1 | Multi-function serial interface ch. 1 input pin | 17 |
|  | SOT1_1 <br> (SDA1_1) | Multi-function serial interface ch. 1 output pin. <br> This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 18 |
|  | $\begin{aligned} & \text { SCK1_1 } \\ & \text { (SCL1_1) } \end{aligned}$ | Multi-function serial interface ch. 1 clock I/O pin. <br> This pin operates as SCK1 when it is used in a CSIO (operation mode 2) and as SCL1 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 19 |


| Pin function | Pin name | Function description | Pin No |
| :---: | :---: | :---: | :---: |
| Multi-function Serial 2 | SIN2_0 | Multi-function serial interface ch. 2 input pin | 3 |
|  | SOT2_0 <br> (SDA2_0) | Multi-function serial interface ch. 2 output pin. <br> This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA2 when it is used in an I ${ }^{2} \mathrm{C}$ (operation mode 4). | 2 |
|  | $\begin{aligned} & \text { SCK2_0 } \\ & \text { (SCL2_0) } \end{aligned}$ | Multi-function serial interface ch. 2 clock I/O pin. <br> This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 1 |
| Multi-function Serial 5 | SIN5_1 | Multi-function serial interface ch. 5 input pin | 6 |
|  | $\begin{aligned} & \text { SOT5_1 } \\ & \text { (SDA5_1) } \end{aligned}$ | Multi-function serial interface ch. 5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3 ) and as SDA5 when it is used in an I ${ }^{2} \mathrm{C}$ (operation mode 4). | 5 |
|  | $\begin{aligned} & \text { SCK5_1 } \\ & \text { (SCL5_1) } \end{aligned}$ | Multi-function serial interface ch. 5 clock I/O pin. <br> This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an $I^{2} \mathrm{C}$ (operation mode 4). | 4 |
| Multi-function Timer 0 | DTTIOX_0 | Input signal of waveform generator to control outputs RTO00 to RTO05 of Multi-function timer 0 . | 13 |
|  | DTTIOX_1 |  | 22 |
|  | FRCK0_0 | 16-bit free-run timer ch. 0 external clock input pin | 1 |
|  | FRCKO_2 |  | 17 |
|  | ICOO_0 | 16-bit input capture input pin of Multi-function timer 0. ICxx describes channel number. | 2 |
|  | IC00_2 |  | 18 |
|  | IC01_0 |  | 3 |
|  | IC01_2 |  | 19 |
|  | ICO2_0 |  | 4 |
|  | IC02_2 |  | 20 |
|  | IC03_2 |  | 21 |
|  | $\begin{aligned} & \text { RTOOO_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode. | 1 |
|  | $\begin{aligned} & \hline \text { RTO01_0 } \\ & \text { (PPGOO_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0 . This pin operates as PPG00 when it is used in PPG0 output mode. | 2 |
|  | $\begin{aligned} & \hline \text { RTOO2_0 } \\ & \text { (PPGO2_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0 . This pin operates as PPG02 when it is used in PPG0 output mode. | 3 |
|  | $\begin{aligned} & \hline \text { RTOO3_0 } \\ & \text { (PPGO2_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode. | 4 |
|  | $\begin{aligned} & \text { RTOO4_0 } \\ & \text { (PPGO4_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0 . This pin operates as PPG04 when it is used in PPG0 output mode. | 5 |
|  | $\begin{aligned} & \hline \text { RTO05_0 } \\ & \text { (PPG04_0) } \end{aligned}$ | Waveform generator output pin of Multi-function timer 0 . This pin operates as PPG04 when it is used in PPG0 output mode. | 6 |


| Pin function | Pin name | Function description | Pin No |
| :---: | :---: | :---: | :---: |
| Quadrature Position/ Revolution Counter | AIN1_0 | QPRC ch. 1 AIN input pin | 4 |
|  | AIN1_1 |  | 22 |
|  | AIN1_2 |  | 17 |
|  | BIN1_0 | QPRC ch. 1 BIN input pin | 5 |
|  | BIN1_1 |  | 24 |
|  | BIN1_2 |  | 18 |
|  | ZIN1_0 | QPRC ch. 1 ZIN input pin | 6 |
|  | ZIN1_1 |  | 23 |
|  | ZIN1_2 |  | 19 |
| Real-time clock | RTCCO_0 | 0.5 seconds pulse output pin of Real-time clock | 32 |
|  | RTCCO_1 |  | 19 |
|  | RTCCO_2 |  | 1 |
|  | SUBOUT_0 | Sub clock output pin | 32 |
|  | SUBOUT_1 |  | 19 |
|  | SUBOUT_2 |  | 1 |
| RESET | INITX | External Reset Input pin. <br> A reset is valid when INITX="L". | 12 |
| Mode | MDO | Mode 0 pin. <br> During normal operation, MD0="L" must be input. During serial programming to Flash memory, MDO="H" must be input. | 15 |
|  | MD1 | Mode 1 pin. <br> During serial programming to Flash memory, MD1="L" must be input. | 16 |
| POWER | VCC | Analog/Digital Power supply Pin | 7 |
|  | VCC | Analog/Digital Power supply Pin | 25 |
| GND | VSS | Analog/Digital GND Pin | 9 |
|  | VSS | Analog/Digital GND Pin | 26 |
| CLOCK | X0 | Main clock (oscillation) input pin | 10 |
|  | X0A | Sub clock (oscillation) input pin | 13 |
|  | X1 | Main clock (oscillation) I/O pin | 11 |
|  | X1A | Sub clock (oscillation) I/O pin | 14 |
|  | CROUT_1 | Built-in High-speed CR-osc clock output port | 32 |
| Analog POWER | AVRH | A/D converter analog reference voltage input pin | 28 |
| Analog GND | AVRL | A/D converter analog reference voltage input pin | 27 |
| C pin | C | Power supply stabilization capacity pin | 8 |

## 5. I/O Circuit Type



| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| C |  | - Open drain output <br> - CMOS level hysteresis input |
| D |  | It is possible to select the sub oscillation / GPIO function <br> When the sub oscillation is selected. <br> - Oscillation feedback resistor : Approximately $5 \mathrm{M} \Omega$ <br> - With standby mode control <br> When the GPIO is selected. <br> - CMOS level output. <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor <br> : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| E |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{l}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ <br> - +B input is available |
| F |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ <br> - When this pin is used as an $I^{2} C$ pin, the digital output P -ch transistor is always off <br> - +B input is available |


| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS level output <br> - CMOS level hysteresis input <br> - With input control <br> - Analog input <br> - 5 V tolerant <br> - With pull-up resistor control <br> - With standby mode control <br> - Pull-up resistor : Approximately $50 \mathrm{k} \Omega$ <br> - $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ <br> - Available to control of PZR registers. <br> - When this pin is used as an $I^{2} C$ pin, the digital output P -ch transistor is always off |
| H |  | CMOS level hysteresis input |

## 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

## Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

## Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

## Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows.
Such conditions if present for extended periods of time can damage the device.
Therefore, avoid this type of connection.
3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

## Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.
CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
2. Be sure that abnormal current flows do not occur during the power-on sequence.

## Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

## Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

## Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

## Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.
If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.
You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

## Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with $\mathrm{Sn}-\mathrm{Ag}-\mathrm{Cu}$ balls are mounted using $\mathrm{Sn}-\mathrm{Pb}$ eutectic soldering, junction strength may be reduced under some conditions of use.

## Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below $70 \%$ relative humidity, and at temperatures between $5^{\circ} \mathrm{C}$ and $30^{\circ} \mathrm{C}$.
When you open Dry Package that recommends humidity 40\% to 70\% relative humidity.
3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

## Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: $125^{\circ} \mathrm{C} / 24 \mathrm{~h}$

## Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between $40 \%$ and $70 \%$. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of $1 \mathrm{M} \Omega$ ).
Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.
For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

## 7. Handling Devices

## Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.
Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately $0.1 \mu \mathrm{~F}$ be connected as a bypass capacitor between each Power supply pin and GND pin, between AVRH pin and AVRL pin near this device.

## Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency ( $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ ) does not exceed $10 \%$ of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed $0.1 \mathrm{~V} / \mu \mathrm{s}$ when there is a momentary fluctuation on switching the power supply.

## Crystal oscillator circuit

Noise near the $\mathrm{X} 0 / \mathrm{X} 1$ and $\mathrm{X} 0 \mathrm{~A} / \mathrm{X} 1 \mathrm{~A}$ pins may cause the device to malfunction. Design the printed circuit board so that $\mathrm{X} 0 / \mathrm{X} 1$, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.
It is strongly recommended that the PC board artwork be designed such that the $\mathrm{X} 0 / \mathrm{X} 1$ and $\mathrm{X} 0 \mathrm{~A} / \mathrm{X} 1 \mathrm{~A}$ pins are surrounded by ground plane as this is expected to produce stable operation.
Evaluate oscillation of your using crystal oscillator by your mount board.

## Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

## ■Surface mount type

Size : More than $3.2 \mathrm{~mm} \times 1.5 \mathrm{~mm}$
Load capacitance: Approximately 6 pF to 7 pF
■ Lead type
Load capacitance : Approximately 6 pF to 7 pF

## Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.
Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.

- Example of Using an External Clock



## Handling when using Multi-function serial pin as $I^{2} C$ pin

If it is using the multi-function serial pin as $\mathrm{I}^{2} \mathrm{C}$ pins, P -ch transistor of digital output is always disabled. However, $\mathrm{I}^{2} \mathrm{C}$ pins need to keep the electrical characteristic like other pins and not to connect to the external $I^{2} \mathrm{C}$ bus system with power OFF.

C Pin
This series contains the regulator. Be sure to connect a smoothing capacitor $\left(\mathrm{C}_{s}\right)$ for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation ( F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about $4.7 \mu \mathrm{~F}$ would be recommended for this series.


## Mode pins (MDO)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

## Notes on power-on

Turn power on/off in the following order or at the same time.

```
Turning on: VCC \(\rightarrow\) AVRH
Turning off : AVRH \(\rightarrow\) VCC
```


## Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.
Therefore, design a printed circuit board so as to avoid noise.
Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end.
If an error is detected, retransmit the data.

## Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

## Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

## 8. Block Diagram



MB9B120J Series

## 9. Memory Size

See Memory size in Product Lineup to confirm the memory size.

## 10. Memory Map

## Memory Map (1)



Memory Map (2)


[^0]
## Peripheral Address Map

| Start address | End address | Bus | Peripherals |
| :---: | :---: | :---: | :---: |
| 0x4000_0000 | 0x4000_0FFF |  | Flash memory I/F register |
| 0x4000_1000 | 0x4000_FFFF |  | Reserved |
| 0x4001_0000 | 0x4001_0FFF |  | Clock/Reset Control |
| 0x4001_1000 | 0x4001_1FFF |  | Hardware Watchdog timer |
| 0x4001_2000 | 0x4001_2FFF |  | Software Watchdog timer |
| 0x4001_3000 | 0x4001_4FFF |  | Reserved |
| 0x4001_5000 | 0x4001_5FFF |  | Dual Timer |
| 0x4001_6000 | 0x4001_FFFF |  | Reserved |
| 0x4002_0000 | 0x4002_0FFF |  | Multi-function timer unit0 |
| 0x4002_1000 | 0x4002_3FFF |  | Reserved |
| 0x4002_4000 | 0x4002_4FFF |  | PPG |
| 0x4002_5000 | 0x4002_5FFF |  | Base Timer |
| 0x4002_6000 | 0x4002_6FFF | APB1 | Quadrature Position/Revolution Counter |
| 0x4002_7000 | 0x4002_7FFF |  | A/D Converter |
| 0x4002_8000 | 0x4002_DFFF |  | Reserved |
| 0x4002_E000 | 0x4002_EFFF |  | Built-in CR trimming |
| 0x4002_F000 | 0x4002_FFFF |  | Reserved |
| 0x4003_0000 | 0x4003_0FFF |  | External Interrupt Controller |
| 0x4003_1000 | 0x4003_1FFF |  | Interrupt Request Batch-Read Function |
| 0x4003_2000 | 0x4003_2FFF |  | Reserved |
| 0x4003_3000 | 0x4003_3FFF |  | GPIO |
| 0x4003_4000 | 0x4003_4FFF |  | Reserved |
| 0x4003_5000 | 0x4003_57FF | APB2 | Low-Voltage Detector |
| 0x4003_5800 | 0x4003_7FFF |  | Reserved |
| 0x4003_8000 | 0x4003_8FFF |  | Multi-function serial Interface |
| 0x4003_9000 | 0x4003_AFFF |  | Reserved |
| 0x4003_B000 | 0x4003_BFFF |  | Real-time clock |
| 0x4003_C000 | 0x4003_FFFF |  | Reserved |
| 0x4004_0000 | 0x4005_FFFF |  | Reserved |
| 0x4006_0000 | 0x4006_0FFF | AHB | DMAC register |
| 0x4006_1000 | 0x41FF_FFFF |  | Reserved |

## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

- INITX=0

This is the period when the INITX pin is the L level.

- INITX=1

This is the period when the INITX pin is the H level.

- SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0 .

```
⿴囗SPL=1
```

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1 .

## - Input enabled

Indicates that the input function can be used.

- Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L .
■ Hi-Z
Indicates that the pin drive transistor is disabled and the pin is put in the $\mathrm{Hi}-\mathrm{Z}$ state.

## - Setting disabled

Indicates that the setting is disabled.
-Maintain previous state
Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

- Analog input is enabled

Indicates that the analog input is enabled.

## List of Pin Status

|  | Function group | Power-on reset or low-voltage detection state <br> Power supply unstable | INITX input state | Device internal reset state | Run mode or SLEEP mode state | TIMER mode, RTC mode or STOP mode state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX $=0$ | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL $=0$ | SPL = 1 |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at "0" |
| A | Main crystal oscillator input pin /External main clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| B | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | External main clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | Main crystal oscillator output pin | Hi-Z / <br> Internal input <br> fixed at 0 or Input enable | Hi-Z / Internal input fixed at 0 | Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stops ${ }^{* 1}$, Hi-Z / <br> Internal input fixed at 0 | Maintain previous state / When oscillation stops ${ }^{* 1}$, Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stops ${ }^{* 1}$, Hi-Z / Internal input fixed at 0 |
| C | INITX input pin | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled | Pull-up / Input enabled |
| D | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |


|  | Function group | Power-on reset or low-voltage detection state <br> Power supply unstable | INITX input state | Device internal reset state | Run mode or SLEEP mode state | TIMER mode, RTC mode or STOP mode state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 |
|  | Mode input pin | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Input enabled |
| F | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | Sub crystal oscillator input pin /External sub clock input selected | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled | Input enabled |
| G | GPIO selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | External sub clock input selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | Sub crystal oscillator output pin | Hi-Z / <br> Internal input <br> fixed at 0 or Input enable | Hi-Z / Internal input fixed at 0 | Hi-Z / Internal input fixed at 0 | Maintain previous state | Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0 | Maintain previous state / When oscillation stops*2, Hi-Z / Internal input fixed at 0 |


|  | Function group | Power-on reset or low-voltage detection state | INITX <br> input state | Device internal reset state | Run mode or SLEEP mode state | TIMER mode, RTC mode or STOP mode state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Power supply unstable | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL = 0 | SPL = 1 |
| H | NMIX selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | Resource other than above selected | Hi-Z | Hi-Z / Input enabled | Hi-Z / Input enabled |  |  | Hi-Z / Internal input fixed at 0 |
|  | GPIO selected |  |  |  |  |  |  |
| I | Serial wire debug selected | $\mathrm{Hi}-\mathrm{Z}$ | Pull-up / Input enabled | Pull-up / Input enabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | GPIO selected | Setting disabled | Setting disabled | Setting disabled |  |  | Hi-Z / Internal input fixed at 0 |
| $J$ | Resource selected | Hi-Z | Hi-Z / <br> Input enabled | Hi-Z / <br> Input enabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | GPIO selected |  |  |  |  |  |  |
| K | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | Resource other than above selected | Hi-Z | Hi-Z / <br> Input enabled | $\mathrm{Hi}-\mathrm{Z} /$ <br> Input enabled |  |  | Hi-Z / Internal input fixed at 0 |
|  | GPIO selected |  |  |  |  |  |  |
| L | Analog input selected | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled |
|  | Resource other than above selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Hi-Z / Internal input fixed at 0 |
|  | GPIO selected |  |  |  |  |  |  |


|  | Function group | Power-on reset or low-voltage detection state <br> Power supply unstable | INITX <br> input state | Device internal reset state | Run mode or SLEEP mode state | TIMER mode, RTC mode or STOP mode state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Power supply stable |  | Power supply stable | Power supply stable |  |
|  |  | - | INITX = 0 | INITX = 1 | INITX = 1 | INITX = 1 |  |
|  |  | - | - | - | - | SPL $=0$ | SPL = 1 |
| M | Analog input selected | $\mathrm{Hi}-\mathrm{Z}$ | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled | Hi-Z / <br> Internal input fixed at 0 / Analog input enabled |
|  | External interrupt enabled selected | Setting disabled | Setting disabled | Setting disabled | Maintain previous state | Maintain previous state | Maintain previous state |
|  | Resource other than above selected |  |  |  |  |  | Hi-Z / Interna |
|  | GPIO selected |  |  |  |  |  |  |

[^1]
## 12. Electrical Characteristics

12.1 Absolute Maximum Ratings

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Power supply voltage ${ }^{* 1, *^{2}}$ | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\text {SS }}-0.5$ | $\mathrm{V}_{\text {SS }}+6.5$ | V |  |
| Analog reference voltage ${ }^{* 1, * 3}$ | AVRH | $\mathrm{V}_{\text {SS }}-0.5$ | $\mathrm{V}_{\text {SS }}+6.5$ | V |  |
| Input voltage*1 | $V_{1}$ | $V_{\text {Ss }}-0.5$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \\ & \hline \end{aligned}$ | V |  |
|  |  | $\mathrm{V}_{\text {ss }}-0.5$ | $\mathrm{V}_{\text {SS }}+6.5$ | V | 5 V tolerant |
| Analog pin input voltage*1 | $V_{\text {IA }}$ | $\mathrm{V}_{\text {SS }}-0.5$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \\ & \hline \end{aligned}$ | V |  |
| Output voltage* ${ }^{1}$ | $V_{0}$ | $\mathrm{V}_{\text {SS }}-0.5$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}+0.5 \\ & (\leq 6.5 \mathrm{~V}) \end{aligned}$ | V |  |
| Clamp maximum current | $\mathrm{I}_{\text {clamp }}$ | -2 | +2 | mA | *7 |
| Clamp total maximum current | $\Sigma\left[\right.$ Iclamp] $^{\text {a }}$ |  | +20 | mA | *7 |
| L level maximum output curren ${ }^{* 4}$ | loL | - | 10 | mA | 4 mA type |
|  |  |  | 20 | mA | 12 mA type |
| L level average output current ${ }^{* 5}$ | Iolav | - | 4 | mA | 4 mA type |
|  |  |  | 12 | mA | 12 mA type |
| L level total maximum output current | $\sum{ }^{\text {oL }}$ | - | 100 | mA |  |
| L level total average output current* ${ }^{*}$ | $\sum \mathrm{loLav}$ | - | 50 | mA |  |
| H level maximum output current ${ }^{*}$ | Ior | - | -10 | mA | 4 mA type |
|  |  |  | -20 | mA | 12 mA type |
| H level average output current ${ }^{* 5}$ | Iohav | - | -4 | mA | 4 mA type |
|  |  |  | -12 | mA | 12 mA type |
| H level total maximum output current | $\sum{ }^{\text {OH }}$ | - | -100 | mA |  |
| H level total average output current ${ }^{* 6}$ | $\sum \mathrm{I}_{\text {OHAV }}$ | - | - 50 | mA |  |
| Power consumption | $\mathrm{P}_{\mathrm{D}}$ | - | 350 | mW |  |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: These parameters are based on the condition that $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$.
*2: $\mathrm{V}_{\mathrm{CC}}$ must not drop below $\mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$.
*3: Ensure that the voltage does not to exceed $\mathrm{V}_{\mathrm{cc}}+0.5 \mathrm{~V}$, for example, when the power is turned on.
*4: The maximum output current is the peak value for a single pin.
*5: The average output is the average current for a single pin over a period of 100 ms .
*6: The total average output current is the average current for all pins over a period of 100 ms .
*7:

- See List of Pin Functions and I/O Circuit Type about +B input available pin.
- Use within recommended operating conditions.
- Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the $+B$ signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC pin, and this may affect other devices.
- Note that if $a+B$ signal is input when the device power supply is off (not fixed at 0 V ), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



## WARNING:

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.
12.2 Recommended Operating Conditions

| Parameter |  | Symbol | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min |  | Max |  |  |
| Power supply voltage |  |  | $\mathrm{V}_{\text {cc }}$ | - | $2.7{ }^{*}{ }^{2}$ | 5.5 | V |  |
| Analog reference voltage |  | AVRH | - | 2.7 | $\mathrm{V}_{\text {cc }}$ | V |  |
|  |  | AVRL | - | $\mathrm{V}_{\text {ss }}$ | $\mathrm{V}_{\text {ss }}$ | V |  |
| Smoothing capacitor |  | $\mathrm{C}_{\text {S }}$ | - | S | 10 | $\mu \mathrm{F}$ | For regulator*1 |
| Operating temperature | $\begin{aligned} & \text { FPT-32P-M30, } \\ & \text { LCC-32P-M19 } \end{aligned}$ | $\mathrm{T}_{\text {A }}$ | When mounted on four-layer PCB | - 40 | + 105 | ${ }^{\circ} \mathrm{C}$ |  |
|  |  |  | When mounted on double-sided single-layer PCB | - 40 | + 85 | ${ }^{\circ} \mathrm{C}$ |  |

*1: See C Pin in Handling Devices for the connection of the smoothing capacitor.
*2: In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

## WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.
Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

### 12.3 DC Characteristics

### 12.3.1 Current Rating

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ | Max |  |  |
| Run mode current | Icc | VCC | PLL <br> Run mode | $\begin{array}{\|l\|} \hline \text { CPU : } 72 \mathrm{MHz}, \\ \text { Peripheral : } 36 \mathrm{MHz} \\ \text { Instruction on Flash } \\ \hline \end{array}$ | 27 | 35 | mA | *1, *5 |
|  |  |  |  | CPU:72 MHz, <br> Peripheral : the clock stops NOP operation Instruction on Flash | 18 | 22 | mA | *1, *5 |
|  |  |  |  | CPU : 72 MHz , <br> Peripheral : 36 MHz Instruction on RAM | 23 | 29 | mA | *1 |
|  |  |  | High-speed CR Run mode | CPU/ Peripheral : $4 \mathrm{MHz}^{* 2}$ Instruction on Flash | 2.2 | 3.1 | mA | *1 |
|  |  |  | Sub <br> Run mode | CPU/ Peripheral : 32 kHz Instruction on Flash | 73 | 910 | $\mu \mathrm{A}$ | *1, *6 |
|  |  |  | Low-speed CR Run mode | CPU/ Peripheral : 100k Hz Instruction on Flash | 105 | 930 | $\mu \mathrm{A}$ | *1 |
| Sleep mode current | $\mathrm{I}_{\text {ccs }}$ |  | PLL <br> Sleep mode | Peripheral : 36 MHz | 17 | 20 | mA | *1, *5 |
|  |  |  | High-speed CR $\qquad$ | Peripheral : $4 \mathrm{MHz}^{* 2}$ | 1.3 | 2.2 | mA | *1 |
|  |  |  | Sub <br> Sleep mode | Peripheral : 32 kHz | 64 | 890 | $\mu \mathrm{A}$ | *1, *6 |
|  |  |  | Low-speed CR Sleep mode | Peripheral : 100 kHz | 80 | 910 | $\mu \mathrm{A}$ | *1 |

*1: When all ports are fixed.
*2: When setting it to 4 MHz by trimming.
*3: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$
*4: $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$
*5: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*6: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions |  | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ | Max |  |  |
| Timer mode current | $\mathrm{I}_{\text {CCT }}$ | VCC | Main | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 3.5 | 4.1 | mA | *1 |
|  |  |  | Timer mode | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C},$ When LVD is off | - | 4.6 | mA | *1 |
|  | $\mathrm{I}_{\text {çt }}$ |  | Sub <br> Timer mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 15 | 45 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C},$ When LVD is off | - | 740 | $\mu \mathrm{A}$ | *1 |
| RTC mode current | $\mathrm{I}_{\text {CCR }}$ |  | RTC mode | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},$ <br> When LVD is off | 13 | 39 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C},$ <br> When LVD is off | - | 580 | $\mu \mathrm{A}$ | *1 |
| Stop mode current | $\mathrm{I}_{\mathrm{CCH}}$ |  | Stop mode | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { When LVD is off } \\ & \hline \end{aligned}$ | 12 | 33 | $\mu \mathrm{A}$ | *1 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+105^{\circ} \mathrm{C},$ <br> When LVD is off | - | 550 | $\mu \mathrm{A}$ | *1 |

*1: When all ports are fixed.
*2: $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V}$
*3: When using the crystal oscillator of 4 MHz (Including the current consumption of the oscillation circuit)
*4: When using the crystal oscillator of 32 kHz (Including the current consumption of the oscillation circuit)

## LVD current

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Low-Voltage detection circuit (LVD) power supply current | ICCLVD | VCC | At operation for reset $V_{C C}=5.5 \mathrm{~V}$ | 0.13 | 0.3 | $\mu \mathrm{A}$ | At not detect |
|  |  |  | At operation for interrupt $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 0.13 | 0.3 | $\mu \mathrm{A}$ | At not detect |

## Flash memory current

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pinname | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Flash memory write/erase current | ICCFLASH | VCC | At Write/Erase | 9.5 | 11.2 | mA |  |

## A/D convertor current

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | $\begin{gathered} \hline \text { Pin } \\ \text { name } \end{gathered}$ | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ | Max |  |  |
| Power supply current | $\mathrm{I}_{\text {ccad }}$ | vcc | At operation | 0.7 | 0.9 | mA |  |
|  |  | AVRH | At operation AVRH $=5.5 \mathrm{~V}$ | 1.1 | 1.97 | mA |  |
| supply current | ICCAVEH | AVRH | At stop <br> AVRH $=5.5 \mathrm{~V}$ | 0.1 | 1.7 | $\mu \mathrm{A}$ |  |

### 12.3.2 Pin Characteristics

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{AVRL}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| H level input voltage (hysteresis input) | $\mathrm{V}_{\text {IHS }}$ | CMOS <br> hysteresis input pin, MD0, MD1 | - | $\mathrm{V}_{\mathrm{cc}} \times 0.8$ | - | $\mathrm{V}_{\mathrm{cc}}+0.3$ | V |  |
|  |  | 5 V tolerant input pin | - | $\mathrm{V}_{C C} \times 0.8$ | - | $\mathrm{V}_{\mathrm{SS}}+5.5$ | V |  |
| L level input voltage (hysteresis input) | VILs | CMOS <br> hysteresis input pin, MD0, MD1 | - | $\mathrm{V}_{\text {ss }}-0.3$ | - | $V_{c c} \times 0.2$ | V |  |
|  |  | 5 V tolerant input pin | - | $\mathrm{V}_{\text {ss }}-0.3$ | - | $V_{c c} \times 0.2$ | V |  |
| H level output voltage | $\mathrm{V}_{\text {OH }}$ | 4 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}-0.5$ | - | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
|  |  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
|  |  | 12 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}-0.5$ | - | $\mathrm{V}_{\text {c }}$ | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
| L level output voltage | VoL | 4 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {SS }}$ | - | 0.4 | V |  |
|  |  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |
|  |  | 12 mA type | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {ss }}$ | - | 0.4 | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \hline \end{aligned}$ |  |  |  |  |  |
| Input leak current | IL | - | - | -5 | - | + 5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance value | $\mathrm{R}_{\mathrm{Pu}}$ | Pull-up pin | $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | 33 | 50 | 90 | $\mathrm{k} \Omega$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}$ | - | - | 180 |  |  |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | Other than VCC, VSS, AVRH, AVRL | - | - | 5 | 15 | pF |  |

### 12.4 AC Characteristics

### 12.4.1 Main Clock Input Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CH}}$ | $\begin{aligned} & \text { X0, } \\ & \text { X1 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}} \geq 4.5 \mathrm{~V}$ | 4 | 48 | MHz | When crystal oscillator is connected |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}$ | 4 | 20 |  |  |
|  |  |  | - | 4 | 48 | MHz | When using external Clock |
| Input clock cycle | tcylh |  | - | 20.83 | 250 | ns | When using external Clock |
| Input clock pulse width | - |  | PWH/tCYLH, PWL/tCYLH | 45 | 55 | \% | When using external Clock |
| Input clock rise time and fall time | $\begin{aligned} & \mathrm{t}_{\mathrm{c}}^{2} \\ & \mathrm{t}_{\mathrm{L}}^{2} \end{aligned}$ |  | - | - | 5 | ns | When using external Clock |
| Internal operating clock ${ }^{\star 1}$ frequency | $\mathrm{f}_{\mathrm{CM}}$ | - | - | - | 72 | MHz | Master clock |
|  | $\mathrm{f}_{\mathrm{Cc}}$ | - | - | - | 72 | MHz | Base clock (HCLK/FCLK) |
|  | $\mathrm{f}_{\text {CPO }}$ | - | - | - | 40 | MHz | APB0 bus clock ${ }^{* 2}$ |
|  | $\mathrm{f}_{\mathrm{CP} 1}$ | - | - | - | 40 | MHz | APB1 bus clock ${ }^{2}$ |
|  | $\mathrm{f}_{\mathrm{CP} 2}$ | - | - | - | 40 | MHz | APB2 bus clock*2 |
| Internal operating clock ${ }^{* 1}$ cycle time | $\mathrm{t}_{\text {cycc }}$ | - | - | 13.8 | - | ns | Base clock (HCLK/FCLK) |
|  | $\mathrm{t}_{\mathrm{CYCPO}}$ | - | - | 25 | - | ns | APB0 bus clock*2 |
|  | $\mathrm{t}_{\mathrm{cYCP} 1}$ | - | - | 25 | - | ns | APB1 bus clock* ${ }^{2}$ |
|  | $\mathrm{t}_{\mathrm{cYCP} 2}$ | - | - | 25 | - | ns | APB2 bus clock*2 |

*1: For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
*2: For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.


### 12.4.2 Sub Clock Input Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |  |
| Input frequency | $\mathrm{f}_{\mathrm{CL}}$ | $\begin{aligned} & \mathrm{XOA}, \\ & \mathrm{X} 1 \mathrm{~A} \end{aligned}$ | - | - | 32.768 | - | kHz | When crystal oscillator is connected* |
|  |  |  | - | 32 | - | 100 | kHz | When using external clock |
| Input clock cycle | tcylu |  | - | 10 | - | 31.25 | $\mu \mathrm{s}$ | When using external clock |
| Input clock pulse width | - |  | PWH/tCYLL,P WL/tCYLL | 45 | - | 55 | \% | When using external clock |

*: See Sub crystal oscillator in Handling Devices for the crystal oscillator used.


### 12.4.3 Built-in CR Oscillation Characteristics

## Built-in High-speed CR

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $\mathrm{f}_{\text {CRH }}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 3.92 | 4 | 4.08 | MHz | When trimming ${ }^{*}$ |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 3.9 | 4 | 4.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 3.6 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \end{aligned}$ | 3.88 | 4 | 4.12 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.94 | 4 | 4.06 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \\ & \hline \end{aligned}$ | 3.92 | 4 | 4.08 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.9 | 4 | 4.1 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}, \\ & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.6 \mathrm{~V} \end{aligned}$ | 3.88 | 4 | 4.12 |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 2.8 | 4 | 5.2 |  | When not trimming |
| Frequency stabilization time | $t_{\text {crat }}$ | - | - | - | 30 | $\mu \mathrm{s}$ | *2 |

*1: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming/temperature trimming.
*2: This is time from the trim value setting to stable of the frequency of the High-speed CR clock.
After setting the trim value, the period when the frequency stability time passes can use the High-speed CR clock as a source clock.

## Built-in Low-speed CR

$$
\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min | Typ | Max |  |  |
| Clock frequency | $f_{\text {CRL }}$ | - | 50 | 100 | 150 | kHz |  |

12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL)
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| PLL oscillation stabilization wait time ${ }^{* 1}$ (LOCK UP time) | tıock | 100 | - | - | $\mu \mathrm{s}$ |  |
| PLL input clock frequency | $\mathrm{f}_{\text {PLII }}$ | 4 | - | 16 | MHz |  |
| PLL multiple rate | - | 5 | - | 37 | multiple |  |
| PLL macro oscillation clock frequency | $\mathrm{f}_{\text {pLLO }}$ | 75 | - | 150 | MHz |  |
| Main PLL clock frequency* ${ }^{2}$ | $\mathrm{f}_{\text {CLKPLL }}$ | - | - | 72 | MHz |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
12.4.5 Operating Conditions of Main PLL (In the case of using built-in High-speed CR for input clock of Main PLL) $\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Value |  |  | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min |  | Typ |  |  |

*1: Time from when the PLL starts operating until the oscillation stabilizes.
*2: For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.
Note: Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.
When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.

12.4.6 Reset Input Characteristics

| - Reset |  |  |  | $\left(\mathrm{V}_{\mathrm{cc}}=\right.$ | $5.5 \mathrm{~V}, \mathrm{~V}_{\text {Ss }}$ | $\mathrm{A}_{\mathrm{A}}=-$ | to $+105^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P |  | Pi | Conditions |  |  |  |  |
|  |  |  |  | Min | Max |  |  |
| Reset input time | $\mathrm{t}_{\text {Initx }}$ | INITX | - | 500 | - | ns |  |

### 12.4.7 Power-on Reset Timing

| Parameter | Symbol | Pin name | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Power supply rising time | tvccr | VCC | 0 | - | ms |  |
| Power supply shut down time | $\mathrm{t}_{\text {off }}$ |  | 1 | - | ms |  |
| Time until releasing Power-on reset | $\mathrm{t}_{\text {PRT }}$ |  | 0.34 | 3.15 | ms |  |



## Glossary

- VCC_minimum: Minimum $\mathrm{V}_{\mathrm{CC}}$ of recommended operating conditions.
- VDH_minimum : Minimum detection voltage (when SVHR=00000) of Low-Voltage detection reset.

See 12.6. Low-Voltage Detection Characteristics.

### 12.4.8 Base Timer Input Timing

## Timer input timing

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | tтiwh, $^{\text {tim }}$ <br> $t_{\text {twiw }}$ | TIOAn/TIOBn (when using as ECK, TIN) | - | $2 \mathrm{t}_{\mathrm{CYCP}}$ | - | ns |  |

TIN

$\mathrm{t}_{\text {TIWH }}$



## Trigger input timing

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $t_{\text {tRGH }}$, $\mathrm{t}_{\text {TRGL }}$ | TIOAn/TIOBn (when using as TGIN) | - | $2 \mathrm{t}_{\text {CYCP }}$ | - | ns |  |



Note: $\mathrm{t}_{\mathrm{cYCP}}$ indicates the APB bus clock cycle time.
About the APB bus number which Base Timer is connected to, see Block Diagram in this data sheet.

### 12.4.9 CSIO/UART Timing

CSIO (SPI = 0, SCINV = 0)
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | $\mathrm{t}_{\text {scyc }}$ | SCKx | Master mode | $4 \mathrm{t}_{\text {cYCP }}$ | - | $4 \mathrm{t}_{\text {CYCP }}$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslovi | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | $+30$ | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | $\mathrm{t}_{\text {IVSHI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock L pulse width | $\mathrm{t}_{\text {SLSH }}$ | SCKx | Slave mode | $2 \mathrm{t}_{\text {cYCP }}-10$ | - | $2 \mathrm{t}_{\text {cYCP }}-10$ | - | ns |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | tcycp + 10 | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | $\mathrm{t}_{\text {slove }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivShe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{tsHIXE}^{\text {l }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C L=30 \mathrm{pF}$.


Master mode


Slave mode

| $\mathrm{CSIO}(\mathrm{SPI}=0, \mathrm{SCINV}=1) \quad\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to 5.5V, $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | tscyc | SCKx | Master mode | 4 tcycp | - | 4tcycp | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVsLI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | $t_{\text {sulx }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| Serial clock L pulse width | $\mathrm{t}_{\text {SLSH }}$ | SCKx | Slave mode | $2 \mathrm{t}_{\text {CYCP }}-10$ | - | $2 \mathrm{t}_{\text {cyCP }}$ - 10 | - | ns |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | tcycp + 10 | - | tcycp + 10 | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | tivsLe | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SLIXE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \\ & \hline \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number. For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C L=30 \mathrm{pF}$.


Master mode


Slave mode

| $\mathrm{CSIO}(\mathrm{SPI}=1, \mathrm{SCINV}=0) \quad\left(\mathrm{V}_{C C}=2.7 \mathrm{~V}\right.$ to 5.5V, $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | tscyc | SCKx | Master mode | $4 \mathrm{tcycp}^{\text {c }}$ | - | 4tcycp | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | $+30$ | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVsLI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | tsuxı | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\downarrow$ delay time | tsovL | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | 2tcycp - 30 | - | 2tcycp - 30 | - | ns |
| Serial clock L pulse width | $\mathrm{t}_{\text {stSH }}$ | SCKx | Slave mode | $2 \mathrm{tcycp}^{\text {- }} 10$ | - | $2 \mathrm{t}_{\text {cYCP }}-10$ | - | ns |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | $\mathrm{t}_{\text {cYCP }}+10$ | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\uparrow \rightarrow$ SOT delay time | tshove | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\downarrow$ setup time | $\mathrm{t}_{\text {IVSLE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\downarrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SLIXE }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKX |  | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKx |  | - | 5 | - | 5 | ns |

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $C L=30 \mathrm{pF}$.


Master mode


Slave mode
*: Changes when writing to TDR register

| CSIO (SPI = 1, SCINV = 1) |  |  |  | $\left(\mathrm{V}_{C C}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Pin name | Conditions | $\mathrm{V}_{\mathrm{cc}}<4.5 \mathrm{~V}$ |  | $\mathrm{V}_{\mathrm{cc}} \geq 4.5 \mathrm{~V}$ |  | Unit |
|  |  |  |  | Min | Max | Min | Max |  |
| Serial clock cycle time | tscyc | SCKx | Master mode | $4 \mathrm{tc}_{\text {čCP }}$ | - | 4tcycp | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | tslovi | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - 30 | + 30 | -20 | + 20 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivsHI | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 50 | - | 30 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXI }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 0 | - | 0 | - | ns |
| SOT $\rightarrow$ SCK $\uparrow$ delay time | $\mathrm{t}_{\text {Sove }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | $2 \mathrm{t}_{\text {cycp }}-30$ | - | $2 \mathrm{t}_{\text {cycp }}-30$ | - | ns |
| Serial clock L pulse width | tstsh | SCKx | Slave mode | 2tcycp - 10 | - | 2tcycp - 10 | - | ns |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ | SCKx |  | $\mathrm{t}_{\text {CYCP }}+10$ | - | $\mathrm{t}_{\mathrm{CYCP}}+10$ | - | ns |
| SCK $\downarrow \rightarrow$ SOT delay time | $\mathrm{tslove}^{\text {d }}$ | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SOTx } \end{aligned}$ |  | - | 50 | - | 30 | ns |
| SIN $\rightarrow$ SCK $\uparrow$ setup time | tivshe | $\begin{aligned} & \hline \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 10 | - | 10 | - | ns |
| SCK $\uparrow \rightarrow$ SIN hold time | $\mathrm{t}_{\text {SHIXE }}$ | $\begin{aligned} & \text { SCKx, } \\ & \text { SINx } \end{aligned}$ |  | 20 | - | 20 | - | ns |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ | SCKx |  | - | 5 | - | 5 | ns |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ | SCKX |  | - | 5 | - | 5 | ns |

## Notes:

- The above characteristics apply to clock synchronous mode.
- tcycp indicates the APB bus clock cycle time.

About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.

For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.

- When the external load capacitance $\mathrm{CL}=30 \mathrm{pF}$.


Master mode


Slave mode

## UART external clock input (EXT = 1)

| $\left(\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Value |  | Unit | Remarks |
|  |  |  | Min | Max |  |  |
| Serial clock L pulse width | $\mathrm{t}_{\text {SLSH }}$ | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | $\mathrm{t}_{\text {cyCP }}+10$ | - | ns |  |
| Serial clock H pulse width | $\mathrm{t}_{\text {SHSL }}$ |  | tcycp + 10 | - | ns |  |
| SCK falling time | $\mathrm{t}_{\mathrm{F}}$ |  | - | 5 | ns |  |
| SCK rising time | $\mathrm{t}_{\mathrm{R}}$ |  | - | 5 | ns |  |



MB9B120J Series

### 12.4.10 External Input Timing

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| Input pulse width | $\begin{aligned} & \mathrm{t}_{\mathrm{INH}}, \\ & \mathrm{t}_{\mathrm{INL}} \end{aligned}$ | FRCKx | - | $2 \mathrm{tcycp}^{* 1}$ | - | ns | Free-run timer input clock |
|  |  | ICxx |  |  |  |  | Input capture |
|  |  | DTTIxX | - | $2 \mathrm{tcycp}^{* 1}$ | - | ns | Wave form generator |
|  |  | INTxx, NMIX | *2 | $2 \mathrm{tcycp}^{\text {+ }} 100 * 1$ | - | ns | External interrupt, NMI |
|  |  |  | *3 | 500 | - | ns |  |

*1: tcycp indicates the APB bus clock cycle time.
About the APB bus number which, Multi-function Timer, External interrupt is connected to, see Block Diagram in this data sheet.
*2: When in Run mode, in Sleep mode.
*3: When in Stop mode, in RTC mode, in Timer mode.

12.4.11 Quadrature Position/Revolution Counter Timing
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |
| AIN pin H width | $\mathrm{t}_{\text {AHL }}$ | - | $2 t_{c y c p}{ }^{*}$ | - | ns |
| AIN pin L width | $\mathrm{t}_{\text {ALL }}$ | - |  |  |  |
| BIN pin H width | $\mathrm{t}_{\text {BHL }}$ | - |  |  |  |
| BIN pin L width | $\mathrm{t}_{\text {BLL }}$ | - |  |  |  |
| Time from AIN pin H level to BIN rise | $\mathrm{t}_{\text {aubu }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from BIN pin H level to AIN fall | $\mathrm{t}_{\text {Buad }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from AIN pin L level to BIN fall | $\mathrm{t}_{\text {ADBD }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from BIN pin L level to AIN rise | $\mathrm{t}_{\text {bDaU }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from BIN pin H level to AIN rise | t ${ }_{\text {buau }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from AIN pin H level to BIN fall | $\mathrm{t}_{\text {Aubd }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from BIN pin L level to AIN fall | $\mathrm{t}_{\text {BdAD }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| Time from AIN pin L level to BIN rise | $\mathrm{t}_{\text {ADBU }}$ | PC_Mode2 or PC_Mode3 |  |  |  |
| ZIN pin H width | $\mathrm{t}_{\mathrm{ZHL}}$ | QCR:CGSC=0 |  |  |  |
| ZIN pin L width | $\mathrm{t}_{\text {ZLL }}$ | QCR:CGSC=0 |  |  |  |
| Time from determined ZIN level to AIN/BIN rise and fall | $\mathrm{t}_{\text {zabe }}$ | QCR:CGSC=1 |  |  |  |
| Time from AIN/BIN rise and fall time to determined ZIN level | $\mathrm{t}_{\text {ABEZ }}$ | QCR:CGSC=1 |  |  |  |

*: tcycp indicates the APB bus clock cycle time.
About the APB bus number which Quadrature Position/Revolution Counter is connected to, see Block Diagram in this data sheet.


MB9B120J Series


ZIN


### 12.4.12 $I^{2} C$ Timing

$\left(\mathrm{V} \mathrm{CC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Standard-mode |  | Fast-mode |  | Un | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| SCL clock frequency | $\mathrm{f}_{\text {ScL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \\ & \mathrm{R}=\left(\mathrm{Vp} / \mathrm{loL}_{\mathrm{L}}\right)^{* 1} \end{aligned}$ | 0 | 100 | 0 | 400 | $\mathrm{kH}$ |  |
| (Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$ | $t_{\text {hdsta }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| SCL clock L width | tıow |  | 4.7 | - | 1.3 | - | $\mu \mathrm{S}$ |  |
| SCL clock H width | $\mathrm{t}_{\text {HIGH }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| (Repeated) Start condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$ | tsusta |  | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |  |
| Data hold time <br> SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | $\mathrm{t}_{\text {HDDat }}$ |  | 0 | $3.45{ }^{\text {2 }}$ | 0 | $0.9{ }^{* 3}$ | $\mu \mathrm{s}$ |  |
| Data setup time $\mathrm{SDA} \downarrow \uparrow \rightarrow \mathrm{SCL} \uparrow$ | $\mathrm{t}_{\text {SUDAT }}$ |  | 250 | - | 100 | - | ns |  |
| Stop condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$ | $\mathrm{t}_{\text {susto }}$ |  | 4.0 | - | 0.6 | - | $\mu \mathrm{S}$ |  |
| Bus free time between Stop condition and Start condition | $t_{\text {buF }}$ |  | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |  |
| Noise filter | $\mathrm{t}_{\text {SP }}$ | - | $2 \mathrm{t}_{\text {cycp }}{ }^{* 4}$ | - | $2 \mathrm{t}_{\text {cycp }}{ }^{* 4}$ | - | ns |  |

*1: $R$ and $C_{L}$ represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively.
Vp indicates the power supply voltage of the pull-up resistance and lol indicates Vol guaranteed current.
*2: The maximum thDDAt must satisfy that it doesn't extend at least $L$ period ( $t_{\text {Low }}$ ) of device's SCL signal.
*3: A Fast-mode $I^{2} C$ bus device can be used on a Standard-mode $I^{2} C$ bus system as long as the device satisfies the requirement of "tsudat $\geq 250$ ns".
*4: $\mathrm{t}_{\mathrm{CYCP}}$ is the APB bus clock cycle time.
About the APB bus number that $I^{2} \mathrm{C}$ is connected to, see Block Diagram in this data sheet.
To use Standard-mode, set the APB bus clock at 2 MHz or more
To use Fast-mode, set the APB bus clock at 8 MHz or more.

SDA

SCL


### 12.4.13 SWD Timing

| Parameter | Symbol | Pin name | Conditions | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |  |
| SWDIO setup time | $\mathrm{tsws}^{\text {s }}$ | SWCLK, SWDIO | - | 15 | - | ns |  |
| SWDIO hold time | tswh | SWCLK, SWDIO | - | 15 | - | ns |  |
| SWDIO delay time | $\mathrm{t}_{\text {swo }}$ | SWCLK, SWDIO | - | - | 45 | ns |  |

Note: When the external load capacitance $C_{L}=30 \mathrm{pF}$.


### 12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter
$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Resolution | - | - | - | - | 12 | bit |  |
| Integral Nonlinearity | - | - | - | $\pm 3.0$ | $\pm 4.5$ | LSB |  |
| Differential Nonlinearity | - | - | - | $\pm 2.5$ | $\pm 3.5$ | LSB | AVRH |
| Zero transition voltage | $\mathrm{V}_{\mathrm{ZT}}$ | ANxx | - | $\pm 15$ | $\pm 20$ | mV | $=2.7 \mathrm{~V}$ to 5.5 V |
| Full-scale transition voltage | $\mathrm{V}_{\text {FST }}$ | ANxx | - | $\mathrm{AVRH} \pm 15$ | AVRH $\pm 20$ | mV |  |
| Conversion time | - | - | $1.0{ }^{* 1}$ | - | - | $\mu \mathrm{s}$ |  |
| Sampling time*2 | $\mathrm{t}_{\mathrm{s}}$ | - | 0.3 | - | 10 | $\mu \mathrm{s}$ |  |
| Compare clock cycle*3 | $\mathrm{t}_{\mathrm{cck}}$ | - | 50 | - | 1000 | ns |  |
| State transition time to operation permission | $\mathrm{t}_{\text {STT }}$ | - | - | - | 1.0 | $\mu \mathrm{s}$ |  |
| Analog input capacity | $\mathrm{C}_{\text {AIN }}$ | - | - | - | 9.7 | pF |  |
| Analog input resistance | $\mathrm{R}_{\text {AIN }}$ | - | - | - | 1.5 | $k \Omega$ | $\mathrm{V}_{C C} \geq 4.5 \mathrm{~V}$ |
|  |  |  |  |  | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}<4.5 \mathrm{~V}$ |
| Interchannel disparity | - | - | - | - | 4 | LSB |  |
| Analog port input leak current | - | ANxx | - | - | 5 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - | ANxx | AVRL | - | AVRH | V |  |
| Reference voltage | - | AVRH | 2.7 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
|  |  | AVRL | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\text {SS }}$ | V |  |

*1: Conversion time is the value of sampling time ( $\mathrm{t}_{\mathrm{s}}$ ) + compare time ( $\mathrm{t}_{\mathrm{c}}$ ).
The condition of the minimum conversion time is when the value of sampling time: 300 ns , the value of sampling time: 700 ns . Ensure that it satisfies the value of sampling time ( $\mathrm{t}_{\mathrm{s}}$ ) and compare clock cycle ( $\mathrm{t}_{\mathrm{ccc}}$ ).
For setting of sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual Analog Macro Part.
The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.
For the number of the APB bus to which the A/D Converter is connected, see Block Diagram.
The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.
*2: A necessary sampling time changes by external impedance.
Ensure that it set the sampling time to satisfy (Equation 1).
*3: Compare time ( $\mathrm{t}_{\mathrm{c}}$ ) is the value of (Equation 2).


[^2]
## Definition of 12-bit A/D Converter Terms

■Resolution:
■Integral Nonlinearity:

■Differential Nonlinearity:

Analog variation that is recognized by an A/D converter.
Deviation of the line between the zero-transition point (0b000000000000 $\longleftrightarrow 0 b 000000000001$ ) and the full-scale transition point (0b111111111110 $\longleftrightarrow$ Ob111111111111) from the actual conversion characteristics.

Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.


$$
\text { Integral Nonlinearity of digital output } \mathrm{N}=\frac{\mathrm{V}_{\mathrm{NT}}-\left\{1 \mathrm{LSB} \times(\mathrm{N}-1)+\mathrm{V}_{\mathrm{ZT}}\right\}}{1 \mathrm{LSB}}[\mathrm{LSB}]
$$

$$
1 \mathrm{LSB}=\frac{\mathrm{V}_{\mathrm{FST}}-\mathrm{V}_{\mathrm{ZT}}}{4094}
$$

$\mathrm{N}: \quad \mathrm{A} / \mathrm{D}$ converter digital output value.
$\mathrm{V}_{\mathrm{ZT}}$ : Voltage at which the digital output changes from $0 \times 000$ to $0 \times 001$.
$V_{\text {FST }}$ : Voltage at which the digital output changes from 0xFFE to 0xFFF.
$\mathrm{V}_{\mathrm{NT}}$ : $\quad$ Voltage at which the digital output changes from $0 x(\mathrm{~N}-1)$ to $0 x \mathrm{~N}$.

### 12.6 Low-Voltage Detection Characteristics

### 12.6.1 Low-Voltage Detection Reset

$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Value |  |  | $\underset{t}{U n i}$ | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | SVHR ${ }^{11}=00000$ | 2.25 | 2.45 | 2.65 | V | When voltage drops |
| Released voltage | VDH |  | 2.30 | 2.50 | 2.70 | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{-1}=00001$ | 2.39 | 2.60 | 2.81 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{11}=00010$ | 2.48 | 2.70 | 2.92 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{* 1}=00011$ | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{11}=00100$ | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{1+1}=00101$ | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{11}=00110$ | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{11}=00111$ | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{+1}=01000$ | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{19}=01001$ | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| Detected voltage | VDL | SVHR ${ }^{11}=01010$ | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH |  | Same as SVHR $=0000$ value |  |  | V | When voltage rises |
| LVD stabilization wait time | tıvow | - | - | - | $\begin{aligned} & 8160 \times x \\ & t_{\mathrm{CYCP}}{ }^{2+2} \end{aligned}$ | $\mu \mathrm{S}$ |  |
| LVD detection delay time | $\mathrm{t}_{\text {LVDDL }}$ | - | - | - | 200 | $\mu \mathrm{s}$ |  |

*1: SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is reset to SVHR $=00000$ by low voltage detection reset.
*2: tcycp indicates the APB2 bus clock cycle time.
12.6.2 Interrupt of Low-Voltage Detection

$$
\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Conditions | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| Detected voltage | VDL | SVHI $=00011$ | 2.58 | 2.80 | 3.02 | V | When voltage drops |
| Released voltage | VDH |  | 2.67 | 2.90 | 3.13 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00100$ | 2.76 | 3.00 | 3.24 | V | When voltage drops |
| Released voltage | VDH |  | 2.85 | 3.10 | 3.35 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00101$ | 2.94 | 3.20 | 3.46 | V | When voltage drops |
| Released voltage | VDH |  | 3.04 | 3.30 | 3.56 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00110$ | 3.31 | 3.60 | 3.89 | V | When voltage drops |
| Released voltage | VDH |  | 3.40 | 3.70 | 4.00 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=00111$ | 3.40 | 3.70 | 4.00 | V | When voltage drops |
| Released voltage | VDH |  | 3.50 | 3.80 | 4.10 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01000$ | 3.68 | 4.00 | 4.32 | V | When voltage drops |
| Released voltage | VDH |  | 3.77 | 4.10 | 4.43 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01001$ | 3.77 | 4.10 | 4.43 | V | When voltage drops |
| Released voltage | VDH |  | 3.86 | 4.20 | 4.54 | V | When voltage rises |
| Detected voltage | VDL | SVHI $=01010$ | 3.86 | 4.20 | 4.54 | V | When voltage drops |
| Released voltage | VDH |  | 3.96 | 4.30 | 4.64 | V | When voltage rises |
| LVD stabilization wait time | t Lvow | - | - | - | $\begin{aligned} & \hline 8160 \times \\ & \mathrm{t}_{\mathrm{CyCP}}{ }^{*} \\ & \hline \end{aligned}$ | $\mu \mathrm{s}$ |  |
| LVD detection delay time | $\mathrm{t}_{\text {LVDD }}$ | - | - | - | 200 | $\mu \mathrm{s}$ |  |

*: $\mathrm{t}_{\mathrm{CYCP}}$ indicates the APB2 bus clock cycle time.

### 12.7 Flash Memory Write/Erase Characteristics

### 12.7.1 Write / Erase time

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+105^{\circ} \mathrm{C}\right)$

| Parameter | Value |  | Unit |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Typ | Max |  |  |
| Sector erase time | 0.3 | 0.7 | s | Includes write time prior to internal erase |
| Half word (16-bit) write time | 16 | 282 | $\mu \mathrm{~s}$ | Not including system-level overhead time |
| Chip erase time | 2.4 | 5.6 | s | Includes write time prior to internal erase |

*: The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.
12.7.2 Write cycles and data hold time

| Erase/write cycles (cycle) | Data hold time (year) | Remarks |
| :--- | :--- | :--- |
| 1,000 | $20^{*}$ |  |
| 10,000 | $10^{*}$ |  |

*: At average $+85^{\circ} \mathrm{C}$

### 12.8 Return Time from Low-Power Consumption Mode

### 12.8.1 Return Factor: Interrupt

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.

## Return Count Time

$$
\left(\mathrm{VCC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max* |  |  |
| Sleep mode | $\mathrm{t}_{\text {ICNT }}$ | $\mathrm{t}_{\text {cycc }}$ |  | $\mu \mathrm{s}$ |  |
| High-speed CR Timer mode, Main Timer mode, PLL Timer mode |  | 43 | 83 | $\mu \mathrm{s}$ |  |
| Low-speed CR Timer mode |  | 310 | 620 | $\mu \mathrm{s}$ |  |
| Sub Timer mode |  | 534 | 724 | $\mu \mathrm{s}$ |  |
| RTC mode, Stop mode |  | 278 | 479 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.
Operation example of return from Low-Power consumption mode (by external interrupt*)

*: External interrupt is set to detecting fall edge.

Operation example of return from Low-Power consumption mode (by internal resource interrupt*)

*: Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- The return factor is different in each Low-Power consumption modes.

See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
12.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.

## Return Count Time

$$
\left(\mathrm{VCC}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+105^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max* |  |  |
| Sleep mode | $\mathrm{t}_{\mathrm{RCNT}}$ | 149 | 264 | $\mu \mathrm{s}$ |  |
| High-speed CR Timer mode, <br> Main Timer mode, <br> PLL Timer mode |  | 149 | 264 | $\mu \mathrm{s}$ |  |
| Low-speed CR Timer mode |  | 318 | 603 | $\mu \mathrm{s}$ |  |
| Sub Timer mode |  | 308 | 583 | $\mu \mathrm{s}$ |  |
| RTC mode, Stop mode |  | 248 | 443 | $\mu \mathrm{s}$ |  |

*: The maximum value depends on the accuracy of built-in CR.
Operation example of return from Low-Power consumption mode (by INITX)


Operation example of return from low power consumption mode (by internal resource reset*)

*: Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

## Notes:

- The return factor is different in each Low-Power consumption modes.

See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.
- The time during the power-on reset/low-voltage detection reset is excluded. See 12.4.7. Power-on Reset Timing in 12.4. AC Characteristics in 12.Electrical Characteristics for the detail on the time during the power-on reset/low -voltage detection reset.
- When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.


## 13. Ordering Information

| Part number | Package |
| :--- | :--- |
| MB9BF121JPMC | Plastic $\cdot$ LQFP32 $(0.8 \mathrm{~mm}$ pitch $), 32$ pin <br> (FPT-32P-M30) |
| MB9BF121JWQN | Plastic $\cdot$ QFN32 (0.5 mm pitch $), 32$ pin <br> $($ LCC-32P-M73 $)$ |

## 14. Package Dimensions

| 32-pin plastic LQFP | Lead pitch | 0.80 mm |
| :---: | :---: | :---: |
|  | Package width $\times$ <br> package length | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |
|  | Lead shape | Gulwing |
|  | Sealing method | Plastic mold |
|  |  | 1.60 mm MAX |



MB9B120J Series

| 32-pin plastic QFN | Lead pitch | 0.50 mm |
| :---: | :---: | :---: |
|  | Package with $\times$ <br> package length | $5.00 \mathrm{~mm} \times 5.00 \mathrm{~mm}$ |
| Sealing method | Plastic mold |  |
|  | Mounting height | 0.80 mm MAX |
|  | Weight | 0.06 g g |

## 32-pin plastic QFN (LCC-32P-M73)


(c) 2013 FUUITSU SEMICONDUCTOR LIMITED HMbC32-73Sc-1-1

## 15. Major Changes

Spansion Publication Number: MB9B120J_DS706-00053

| Page | Section | Change Results |
| :---: | :---: | :---: |
| Revision 0.1 |  |  |
| - | - | Initial release |
| Revision 1.0 |  |  |
| - | - | Preliminary $\rightarrow$ Data Sheet |
| - | - | Company name and layout design change |
| 2 | Features | Revised $\mathrm{I}^{2} \mathrm{C}$ operation mode name |
| 4 | Features | Revised Channel number of MFT A/D activation compare |
| 6 | Product Lineup | - Revised channel number of MFT A/D activation compare <br> - Added notes of Built-in high speed CR accuracy |
| 7 | Packages | Corrected Package code |
| 9 | Pin Assignment | Corrected Package code |
| 20 | I/O Circuit Type | Corrected the remarks of type E and F |
| 29 | Block Diagram | Revised Channel number of MFT A/D activation compare |
| 40,42 | Electrical Characteristics <br> 3.Dc Characteristics(1) Current Rating | Revised the values of "TBD" |
| 48 | Electrical Characteristics <br> 3.Ac Characteristics(6)Power-On Reset Timing | Revised the values of "TBD" |
| 61 | Electrical Characteristics <br> 3.Ac Characteristics(11) I ${ }^{2} \mathrm{C}$ Timing | - Revised I ${ }^{2}$ C operation mode name <br> - Revised the value of noise filter <br> - Revised the notes explanation |
| 62 | Electrical Characteristics <br> 3.Ac Characteristics(12) Swd Timing | Added the value of SWDIO delay time |
| 63 | Electrical Characteristics <br> 5. 12-Bit A/D Converter Electrical Characteristics | - Added the value of sampling time <br> - Revised the notes explanation <br> - Revised the value of Differential Nonlinearity $+/-2.5$ LSB $\rightarrow+/-3.5 \mathrm{LSB}$ <br> - Deleted (Preliminary value) description |
| 68 | Electrical Characteristics <br> 7. Flash Memory Write/Erase Characteristics | - Revised the values of "TBD" <br> - Revised the notes of Erase/write cycles and data hold time <br> - Deleted (target value) description |
| 69,71 | Electrical Characteristics <br> 8. Return Time From Low-Power Consumption Mode | Revised the values of "TBD" |
| 75 | Package Dimensions | Corrected Package code |
| Revision 2.0 |  |  |
| 20 | I/O Circuit Type | Added about +B input |
| 31 | Memory Map - Memory Map(2) | Added the summary of Flash memory sector and the note |
| 38, 39 | Electrical Characteristics <br> 1. Absolute Maximum Ratings | - Added the Clamp maximum current <br> - Added about +B input |
| 40 | Electrical Characteristics <br> 2. Recommended Operation Conditions | Added the note about less than the minimum power supply voltage |
| 41, 42 | Electrical Characteristics <br> 3. DC Characteristics <br> (1) Current Rating | Changed the table format <br> - Added Main Timer mode current |
| 47 | Electrical Characteristics <br> 4. AC Characteristics <br> (4-1) Operating Conditions Of Main PLL <br> (4-2) Operating Conditions Of Main PLL | Added the figure of Main PLL connection |
| 48 | Electrical Characteristics <br> 4. AC Characteristics <br> (6) Power-On Reset Timing | Changed the figure of timing |


| Page | Section | Change Results |
| :--- | :--- | :--- |
| $50-57$ | Electrical Characteristics <br> 4. Ac Characteristics <br> (8) Csio/Uart Timing | - Modified from UART Timing to CSIO/UART Timing <br> - Changed from Internal shift clock operation to Master mode <br> - Changed from External shift clock operation to Slave mode |
| 63 | Electrical Characteristics <br> 5. 12bit A/D Converter | Added the typical value of Integral Nonlinearity, Differential Nonlinearity, <br> Zero transition voltage and Full-scale transition voltage |
| 73 | Ordering Information | Changed notation of part number |

NOTE: Please see "Document History" about later revised information.

## Document History

## Document Title: MB9B120J Series 32-Bit ARM ${ }^{\circledR}$ Cortex $^{\circledR}$-M3, FM3 Microcontroller

 Document Number: 002-05657| Revision | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* *}$ | - | AKIH | $03 / 31 / 2015$ | Migrated to Cypress and assigned document number 002-05657. <br> No change to document contents or format. |
| ${ }^{*}$ A | 5167951 | AKIH | $03 / 14 / 2016$ | Updated to Cypress format. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ Microcontrollers
Automotive
Clocks \& Buffers
Interface
Lighting \& Power Control
Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF
cypress.com/arm cypress.com/automotive
cypress.com/clocks
cypress.com/interface
cypress.com/powerpsoc
cypress.com/memory
cypress.com/psoc
cypress.com/touch
cypress.com/usb
cypress.com/wireless

## PSoC ${ }^{\circledR}$ Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Cypress Developer Community
Community | Forums | Blogs | Video | Training

## Technical Support

cypress.com/go/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.


#### Abstract

© Cypress Semiconductor Corporation 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries  intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then   users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or  made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.


Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.


[^0]:    *: See "MB9A420L/120L/MB9B120J Series Flash Programming Manual" to confirm the detail of Flash memory.

[^1]:    *1: Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode.
    *2: Oscillation is stopped at Stop mode.

[^2]:    (Equation 1) $t_{s} \geq\left(R_{\text {AIN }}+R_{E X T}\right) \times C_{\text {AIN }} \times 9$
    $t_{s}$ : Sampling time
    $\mathrm{R}_{\text {AIN }}$ : $\quad$ Input resistance of $\mathrm{A} / \mathrm{D}=1.5 \mathrm{k} \Omega$ at $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$
    Input resistance of $\mathrm{A} / \mathrm{D}=2.2 \mathrm{k} \Omega$ at $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}}<4.5 \mathrm{~V}$
    $\mathrm{C}_{\mathrm{AIN}}$ : $\quad$ Input capacity of $\mathrm{A} / \mathrm{D}=9.7 \mathrm{pF}$ at $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V}$
    $R_{\text {EXT }}$ : Output impedance of external circuit
    (Equation 2) $\mathrm{t}_{\mathrm{c}}=\mathrm{t}_{\mathrm{CCK}} \times 14$
    tc: Compare time
    tсск: Compare clock cycle

